Design and build memory or circuit blocks at the gate or transistor level Simulate and analyze the circuit design using transistor level simulators Extract the layout and perform post layout simulations and verification Floorplan physical implementation and leafcell layout integration to build the physical macro Integrate characterization flow to extract timing and power